

www.ti.com

# EMC-OPTIMIZED HIGH SPEED CAN TRANSCEIVER

## FEATURES

- Qualified for Automotive Applications
- Improved Drop-In Replacement for TJA1050
- Meets or Exceeds the Requirements of ISO 11898-2
- GIFT/ICT Compliant
- ESD Protection up to ±12 kV (Human-Body Model) on Bus Pins
- High Electromagnetic Compliance (EMC)
- Bus-Fault Protection of -27 V to 40 V
- Dominant Time-Out Function
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Bus Inputs and Outputs
  - High Input Impedance With Low V<sub>CC</sub>
  - Monotonic Outputs During Power Cycling

## APPLICATIONS


- GMW3122 Dual-Wire CAN Physical Layer
- SAE J2284 High-Speed CAN for Automotive Applications
- SAE J1939 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface

## DESCRIPTION

The SN65HVD1050A meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). The device is qualified for use in automotive applications.

As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps)<sup>(1)</sup>.

 The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



# FUNCTION BLOCK DIAGRAM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

A A





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

Designed for operation is especially harsh environments, the SN65HVD1050A features cross-wire, over-voltage, and loss of ground protection from –27 V to 40 V, over-temperature protection, a –12-V to 12-V common-mode range, and withstands voltage transients according to ISO 7637.


Pin 8 provides for two different modes of operation: high-speed or silent mode. The high-speed mode of operation is selected by connecting S (pin 8) to ground.

If a high logic level is applied to the S pin of the SN65HVD1050A, the device enters a listen-only silent mode during which the driver is switched off while the receiver remains fully functional.

In silent mode, all bus activity is passed by the receiver output to the local protocol controller. When data transmission is required the local protocol controller must transition the device to high speed mode by placing a logic low on the S pin to resume full operation.

A dominant time-out circuit in the SN65HVD1050A prevents the driver from blocking network communication with a hardware or software failure. The time-out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is then reset by the next rising edge on TXD.

 $V_{ref}$  (pin 5) is available as a  $V_{CC}/2$  voltage reference.



#### **ORDERING INFORMATION**<sup>(1)</sup>

PART NUMBER	PACKAGE <sup>(2)</sup>	MARKED AS	ORDERING NUMBER
SN65HVD1050A-Q1	SOIC-8	1050AQ	SN65HVD1050AQDRQ1 (reel)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



## **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

		UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>	–0.3 V to 7 V
	Voltage range at any bus terminal (CANH, CANL, V <sub>ref</sub> )	–27 V to 40 V
I <sub>O</sub>	Receiver output current	20 mA
VI	Voltage input range, ISO 7637 transient pulse <sup>(3)</sup> (CANH, CANL)	-150 V to 100 V
VI	Voltage input range (TXD, S)	–0.5 V to 6 V
TJ	Junction temperature range	-40°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
(3) Tested in accordance with ISO 7637 test pulses 1, 2, 3a, 3b per IBEE system level test (Pulse 1 = -100 V, Pulse 2 = 100 V, Pulse 3a = -150 V, Pulse 3b = 100 V). If dc may be coupled with ac transients, externally protect the bus pins within the absolute maximum voltage range at any bus terminal. This device has been tested with dc bus shorts to +40V with leading common-mode chokes. If common-mode chokes are used in the system and the bus lines may be shorted to dc, ensure that the choke type and value in combination with the node termination and shorting voltage either will not create inductive flyback outside of voltage maximum specification or use an external transient-suppression circuit to protect the transceiver from the inductive transients.

## ELECTROSTATIC DISCHARGE PROTECTION

PARAMETER		TEST CONDITIONS	
		CANH and CANL bus pins <sup>(3)</sup>	±12 kV
	Human-Body Model <sup>(2)</sup>	V <sub>ref</sub> pin <sup>(4)</sup>	±10 kV
Electrostatic discharge (1)		All pins	±4 kV
	Charged-Device Model <sup>(5)</sup>	All pins	±1.5 kV
	Machine Model <sup>(6)</sup>		±200 V

(1) All typical values at 25°C.

(2) Tested in accordance JEDEC Standard 22, Test Method A114E.

(3) Test method based upon JEDEC Standard 22 Test Method A114E, CANH and CANL bus pins stressed with respect to each other and GND.

(4) Test method based upon JEDEC Standard 22 Test Method A114E, V<sub>ref</sub> pin stressed with respect to GND.

(5) Tested in accordance JEDEC Standard 22, Test Method C101C.

(6) Tested in accordance JEDEC Standard 22, Test Method A115A.

# **RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.75	5.25	V
$V_{\text{I}} \text{ or } V_{\text{IC}}$	Voltage at any bus terminal (separately or common mode	e)	-12	12	V
V <sub>IH</sub>	High-level input voltage	TXD, S	2	5.25	V
VIL	Low-level input voltage	TXD, S	0	0.8	V
V <sub>ID</sub>	Differential input voltage		-6	6	V
	Link lovel output ourrent	Driver	-70		~ ^
IOH	High-level output current	Receiver	-2		mA
		Driver		70	
I <sub>OL</sub>	Low-level output current	Receiver		2	mA
T <sub>A</sub>	Operating free-air temperature range	See Thermal Characteristics table	-40	125	°C

#### SLLS888-JUNE 2008

#### SUPPLY CURRENT

over recommended operating conditions,  $T_{\rm A}$  = –40 to 125°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		Silent mode	S at $V_{CC}$ , $V_I = V_{CC}$		6	10	
I <sub>CC</sub>	5-V supply current	Dominant	$V_I = 0 V, 60-\Omega \text{ load}, S \text{ at } 0 V$		50	70	mA
		Recessive	$V_{I} = V_{CC}$ , No load, S at 0 V		6	10	

(1) All typical values are at 25°C with a 5-V supply.

## **DEVICE SWITCHING CHARACTERISTICS**

over recommended operating conditions,  $T_A = -40$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>d(LOOP1)</sub>	Total loop delay, driver input to receiver output, recessive to dominant	S at 0 V, See Figure 9	90	230	ns
t <sub>d(LOOP2)</sub>	Total loop delay, driver input to receiver output, dominant to recessive	S at 0 V, See Figure 9	90	230	ns

# DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions,  $T_{\rm A}$  = –40 to 125°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
M	Due output voltoge (deminent)	CANH	$V_{I} = 0 V$ , S at 0 V, $R_{L} = 60 \Omega$ , See Figure 1	2.9	3.4	4.5	V
V <sub>O(D)</sub>	Bus output voltage (dominant)	CANL	and Figure 2			1.5	v
V <sub>O(R)</sub>	Bus output voltage (recessive)		$V_{I}$ = 3 V, S at 0 V, $R_{L}$ = 60 $\Omega,$ See Figure 1 and Figure 2	2	2.3	3	V
V	Differential output voltage (dem	inant)	$V_{I}$ = 0 V, $R_{L}$ = 60 $\Omega,$ S at 0 V, See Figure 1, Figure 2, and Figure 3	1.5		3	V
V <sub>OD(D)</sub>	Differential output voltage (dominant)		$V_{I}$ = 0 V, $R_{L}$ = 45 $\Omega,$ S at 0 V, See Figure 1, Figure 2, and Figure 3	1.4		3	V
V	Differential output voltage (recessive)		$V_1 = 3 V$ , S at 0 V, See Figure 1 and Figure 2	-0.012		0.012	V
V <sub>OD(R)</sub>	Differential output voltage (rece	ssive)	V <sub>I</sub> = 3 V, S at 0 V, No Load	-0.5	.5 0.05		v
V <sub>OC(ss)</sub>	Steady state common-mode output voltage		S at 0 V. Figure 8	2	2.3	3	V
$\Delta V_{OC(ss)}$	Change in steady-state commo output voltage	n-mode	S at 0 V, Figure o		30		mV
I <sub>IH</sub>	High-level input current, TXD in	put	V <sub>I</sub> at V <sub>CC</sub>	-2		2	
IIL	Low-level input current, TXD inp	out	V <sub>I</sub> at 0 V	-50		-10	μA
I <sub>O(off)</sub>	Power-off TXD output current		V <sub>CC</sub> at 0 V, TXD at 5 V			1	l
			$V_{CANH} = -12$ V, CANL open, See Figure 11	-105	-72		
	Short airquit atopdy atota autour	tourropt	V <sub>CANH</sub> = 12 V, CANL open, See Figure 11		0.36	1	m 1
I <sub>OS(ss)</sub>	Short-circuit steady-state output	Current	$V_{CANL} = -12 V$ , CANH open, See Figure 11	-1	-0.5		mA
			V <sub>CANL</sub> = 12 V, CANH open, See Figure 11		71	105	1
Co	Output capacitance		See receiver input capacitance				

(1) All typical values are at 25°C with a 5-V supply.



www.ti.com

# DRIVER SWITCHING CHARACTERISTICS

oover recommended operating conditions,  $T_A = -40$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	S at 0 V, See Figure 4	25	65	120	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low level output	S at 0 V, See Figure 4	25	45	120	ns
t <sub>r</sub>	Differential output signal rise time	S at 0 V, See Figure 4		25		ns
t <sub>f</sub>	Differential output signal fall time	S at 0 V, See Figure 4		50		ns
t <sub>en</sub>	Enable time from silent mode to dominant	See Figure 7			1	μs
t <sub>(dom)</sub>	Dominant time out <sup>(2)</sup>	↓V <sub>I</sub> , See Figure 10	300	450	700	μs

(1) All typical values are at 25°C with a 5-V supply.

(2) The TXD dominant time out (t(dom)) will disable the driver of the transceiver once the TXD has been dominant longer than  $t_{(dom)}$  which will release the bus lines to recessive preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults locking the bus dominant it will limit the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case where five successive dominant bits are followed immediately by an error frame. This along with the  $t_{(dom)}$  minimum will limit the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11/ $t_{(dom)}$  = 11 bits / 300µs = 37 kbps.

## **RECEIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions,  $T_A = -40$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	S at 0 V, See Table 1		800	900	mV
V <sub>IT-</sub>	Negative-going input threshold voltage	S at 0 V, See Table 1	500	650		mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> –)		100	125		mV
V <sub>OH</sub>	High-level output voltage	$I_0 = -2$ mA, See Figure 6	4	4.6		V
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 2 mA, See Figure 6		0.2	0.4	V
I <sub>I(off)</sub>	Power-off bus input current	CANH or CANL = 5 V, Other pin at 0 V, $V_{CC}$ at 0 V, TXD at 0 V		165	250	μΑ
I <sub>O(off)</sub>	Power-off RXD leakage current	V <sub>CC</sub> at 0 V, RXD at 5 V			20	μA
CI	Input capacitance to ground (CANH or CANL)	TXD at 3 V, V <sub>I</sub> = 0.4 sin (4E6πt) + 2.5 V		13		pF
C <sub>ID</sub>	Differential input capacitance	TXD at 3 V, $V_1 = 0.4 \sin (4E6\pi t)$		6		pF
R <sub>ID</sub>	Differential input resistance	TXD at 3 V, S at 0 V	30		80	kΩ
R <sub>IN</sub>	Input resistance (CANH or CANL)	TXD at 3 V, S at 0 V	15	30	40	kΩ
R <sub>I(m)</sub>	Input resistance matching [1 – (R <sub>IN (CANH)</sub> / R <sub>IN (CANL)</sub> )] × 100%	$V_{(CANH)} = V_{(CANL)}$	-3	0	3	%

(1) All typical values are at 25°C with a 5-V supply.

## **RECEIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions,  $T_A = -40$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		60	100	130	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	S at 0 V or V <sub>CC</sub> , See	45	70	130	ns
t <sub>r</sub>	Output signal rise time	Figure 6		8		ns
t <sub>f</sub>	Output signal fall time			8		ns

(1) All typical values are at 25°C with a 5-V supply.

#### SLLS888-JUNE 2008

#### **S PIN CHARACTERISTICS**

over recommended operating conditions,  $T_A = -40$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>IH</sub>	High level input current	S at 2 V	20	40	70	μA
$I_{IL}$	Low level input current	S at 0.8 V	5	20	30	μA

(1) All typical values are at 25°C with a 5-V supply.

## **VREF PIN CHARACTERISTICS**

over recommended operating conditions,  $T_A = -40$  to  $125^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
Vo	Reference output voltage	–50 μA < I <sub>O</sub> < 50 μA	$0.4 V_{CC}$	$0.5 \ V_{CC}$	$0.6 \ V_{CC}$	V

(1) All typical values are at 25°C with a 5-V supply.

## THERMAL CHARACTERISTICS

over recommended operating conditions,  $T_A = -40$  to 125°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT	
$\theta_{JA}$	Junction-to-air thermal resistance <sup>(1)</sup>	Low-K thermal resistance <sup>(2)</sup>		211		°C/W	
		High-K thermal resistance <sup>(2)</sup>		131		0,00	
$\theta_{JB}$	Junction-to-board thermal resistance			53		°C/W	
$\theta_{\text{JC}}$	Junction-to-case thermal resistance			79		°C/W	
P <sub>D</sub>	Average power dissipation	$V_{CC}$ = 5 V, $T_J$ = 27°C, $R_L$ = 60 $\Omega,$ S at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, CL at RXD = 15 pF		112		mW	
		$V_{CC}$ = 5.5 V, $T_J$ = 130°C, $R_L$ = 45 $\Omega,$ S at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, CL at RXD = 15 pF			170	mvv	
	Thermal shutdown temperature			190		°C	

 The junction temperature (T<sub>J</sub>) is calculated using the following T<sub>J</sub> = T<sub>A</sub> + (P<sub>D</sub> \* θ<sub>JA</sub>).
 Tested in accordance with the Low-K (EIA/JESD51-3) or High-K (EIA/JESD51-7) thermal metric definitions for leaded surface-mount packages.

## **FUNCTION TABLES**

#### DRIVER<sup>(1)</sup> INPUTS OUTPUTS **BUS STATE** TXD s CANH CANL L L or Open Н L Dominant н Х Ζ Ζ Recessive

Ζ

Ζ

Ζ

Ζ

Recessive

Recessive

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance

Х

Н

Open

Х

#### **RECEIVER**<sup>(1)</sup>


DIFFERENTIAL INPUTS V <sub>ID</sub> = V(CANH) – V(CANL)	OUTPUT RXD	BUS STATE
$V_{ID} \ge 0.9 V$	L	Dominant
0.5 V < V <sub>ID</sub> < 0.9 V	?	?
V <sub>ID</sub> ≤ 0.5 V	Н	Recessive
Open	Н	Recessive

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance




SLLS888-JUNE 2008


## PARAMETER MEASUREMENT INFORMATION











## Figure 3. Driver V<sub>OD</sub> Test Circuit




Figure 4. Driver Test Circuit and Voltage Waveforms



SLLS888-JUNE 2008

#### PARAMETER MEASUREMENT INFORMATION (continued)





Figure 5. Receiver Voltage and Current Definitions



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125 kHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .
- B. C<sub>L</sub> includes instrumentation and fixture capacitance within ±20%.

#### Figure 6. Receiver Test Circuit and Voltage Waveforms


Table in Directonial input Voltage Threehold Foot						
	OUTPUT					
V <sub>CANH</sub>	V <sub>CANL</sub>	V <sub>ID</sub>		R		
–11.1 V	–12 V	900 mV	L			
12 V	11.1 V	900 mV	L	V		
-6 V	–12 V	6 V	L	V <sub>OL</sub>		
12 V	6 V	6 V	L			
–11.5 V	–12 V	500 mV	Н			
12 V	11.5 V	500 mV	Н	T		
–12 V	-6 V	6 V	Н	V <sub>OH</sub>		
6 V	12 V	6 V	Н	Ţ		
Open	Open	Х	Н	Ţ		


#### Table 1. Differential Input Voltage Threshold Test

TEXAS INSTRUMENTS

www.ti.com


SLLS888-JUNE 2008






- A.  $C_L = 100 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.
- B. All V<sub>1</sub> input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

#### Figure 7. t<sub>en</sub> Test Circuit and Waveforms



NOTE: All V<sub>I</sub> input pulses are from 0 V to V<sub>CC</sub> and supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

#### Figure 8. Common-Mode Output Voltage Test and Waveforms




- A.  $C_L = 100 \text{ pF}$  and includes instrumentation and fixture capacitance within ±20%.
- B. All V<sub>1</sub> input pulses are from 0 V to V<sub>CC</sub> and supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns, pulse repetition rate (PRR) = 125 kHz, 50% duty cycle.

#### Figure 9. t<sub>(LOOP)</sub> Test Circuit and Waveforms



# SN65HVD1050A-Q1

SLLS888-JUNE 2008



- A. All V<sub>1</sub> input pulses are from 0 V to V<sub>CC</sub> and supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns, pulse repetition rate (PRR) = 500 Hz, 50% duty cycle.
- B.  $C_L = 100 \text{ pF}$  includes instrumentation and fixture capacitance within ±20%.

#### Figure 10. Dominant Time-Out Test Circuit and Waveforms





Figure 11. Driver Short-Circuit Current Test and Waveforms




**Figure 12. Typical Application** 



# SLLS888-JUNE 2008

# Equivalent Input and Output Schematic Diagrams



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated